

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application



APPL NUM	10021497	FILING DATE	12/19/2001	CLASS	257	SUBCLASS	374	GAU	2811
----------	----------	-------------	------------	-------	-----	----------	-----	-----	------

APPLICANTS: En William, Michael Mark; Wang Hai; Chan Simon;

\*\*CONTINUING DATA VERIFIED:

\*\* FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH: <input type="checkbox"/>		- RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met yes <input type="checkbox"/> no <input type="checkbox"/>		Verified and Acknowledged Examiner's Initials	
ATTORNEY DOCKET NO		50432-477	
TITLE: Array of gate dielectric structures to measure gate dielectric thickness and parasitic capacitance			
U.S. DEPT. OF COMMERCE PAT. & TM. PTO-4361 (Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		ASSISTANT EXAMINER		CLAIMS ALLOWED	
ISSUE FEE		Primary Examiner		CLAYS ALLOWED	
Amount Due: Date Paid		PREPARED FOR ISSUE		DRAWING	
DISCLAIMER		Application Examiner		Sheets Drawg: Print Fig: 34	
TERMINAL <input type="checkbox"/>		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code, Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.		Total Claims Print Claim for O.G.	

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM  
(Attached in pocket on right inside flap)